

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILI		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/467,992 12/20/1999		12/20/1999	LEONARD FORBES	303.389US2	3099	
21186	7590 12/16/2003			EXAMINER		
SCHWEGN	MAN, L	UNDBERG, WOES	LEE, EUGENE			
P.O. BOX 29	938					
MINNEAPO	DLIS, MI	N 55402	ART UNIT	PAPER NUMBER		
				2815		

DATE MAILED: 12/16/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application No.		pplicant(s)					
Office Action Summary			7,992	FORBES ET AL.						
			ner	Art Unit						
		Eugene		2815						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply										
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).										
Status			0000							
•	Responsive to communication(s) filed on <u>22 September 2003</u> .									
,—		2b)⊠ This action is								
3)□	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.									
Dispositi	on of Claims									
4)🖂	Claim(s) <u>17-19,22,23,25-27,29 and 31-50</u> is/are pending in the application.									
	4a) Of the above claim(s) is/are withdrawn from consideration.									
5)	Claim(s) is/are allowed.									
	Claim(s) <u>17-19,22,23,25-27,29 and 31-50</u> is/are rejected.									
-	Claim(s) is/are objected to.									
8)□	Claim(s) are subject to restri	ction and/or electio	n requirement.							
Applicati	on Papers									
	The specification is objected to by the									
10)⊠	10)⊠ The drawing(s) filed on <u>20 December 1999</u> is/are: a) accepted or b)⊠ objected to by the Examiner.									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
_	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.										
•	Priority under 35 U.S.C. §§ 119 and 120									
12)   Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a)   All b)   Some * c)   None of:  1.   Certified copies of the priority documents have been received.  2.   Certified copies of the priority documents have been received in Application No  3.   Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.  13)   Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet.  37 CFR 1.78.  a)   The translation of the foreign language provisional application has been received.  14)   Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.										
Attachment(s)										
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 25. 4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other:										

Application/Control Number: 09/467,992

Art Unit: 2815

#### **DETAILED ACTION**

Page 2

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/22/03 has been entered.

## **Drawings**

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the transistor including a first source/drain region, a body region and a second source/drain region, that are *vertically* aligned and a trench capacitor ... coupled to the first source/drain region, and a second plate of polycrystalline material ... that is coupled to a first plate (i.e. claim 17) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

# Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it

Art Unit: 2815

pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 17 thru 19, 31, 32, 37, 46, and 48 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The specification does not describe a transistor including a first source/drain region, a body region and a second source/drain region, that are *vertically* aligned <u>and</u> wherein the trench capacitor ... coupled to the first source/drain region, and a second plate of polycrystalline material ... that is coupled to a first plate (claim 17).

In claims 19 and 32, the specification does not describe the first plate comprising a heavily doped p-type silicon substrate.

### Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Insofar as definite, claims 17 thru 19, 22 thru 25, 31 thru 34, 37 thru 39, 41 thru 46, 48, and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Itoh 4,920,389 in view of Kanetaki et al. 4,906,590. Itoh discloses (see, for example, FIG\_8(k)) a memory cell array structure comprising memory cells wherein an individual memory cell comprises bit lines 222,

Application/Control Number: 09/467,992

Art Unit: 2815

word lines 234, a low electric resistance region (first source/drain region) 232, high electric resistance semiconductor layer (body region) 204, low electric resistance semiconductor layer (second source/drain region) 202 and a highly electroconductive layer (second plate) 216. In column 13, lines 18-32, Itoh discloses the low electric resistance semiconductor layer 202 serving as a first electrode (first plate) of a capacitor as well as a source region. In column 10, lines 31-41, Itoh discloses the highly electroconductive layer comprising polycrystalline silicon. Itoh does not disclose an etch-roughened surface. However, Kanetaki discloses (see, for example, FIG. 2) a trench capacitor containing two plurality of hollows (roughened surfaces). In column 1, lines 11-\*, Kanetaki states that the plurality of hollows increases the electrode area without increasing the planar area. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to include the plurality of hollows (roughened surfaces) in Itoh's invention in order to increase the electrode area without increasing the planar area.

Page 4

7. Claims 26, 27, 29, 35, 36, 40, 47, and 50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Itoh '389 in view of Kanetaki et al. '590 as applied to claims 17-19, 22-25, 31 thru 34, 37-39, 41 thru 46, 48, and 49 above, and further in view of Wahlstrom 5,396,452. Itoh in view of Kanetaki does not disclose a row decoder and column decoder so as to selectively access the cells of an array. However, Wahlstrom discloses (see, for example, FIG. 2) a dynamic random access memory comprising memory cells arranged in an array wherein word lines (WL) are arranged orthogonal to bit lines (BL). In FIG. 1, Wahlstrom shows a row decoder and a column decoder which access the memory cells according to the row and column addresses applied. It would have been obvious to one of ordinary skill in the art at the time of invention to

· Application/Control Number: 09/467,992

Art Unit: 2815

have a column and row decoder in order to form a memory cell array wherein the individual memory cells may be accessed easily.

### Response to Arguments

8. Applicant's arguments with respect to claims 17-19, 22, 23, 25-27, 29, 31-50 have been considered but are most in view of the new ground(s) of rejection.

Regarding the Drawing Objection and 112 rejection, the figures and specification do in fact disclose (see FIG. 6) a lateral transistor wherein the trench capacitor ... coupled to the first source/drain region, and a second plate of polycrystalline material ... that is coupled to a first plate, however, they do not disclose a transistor including a first source/drain region, a body region and a second source/drain region, that are *vertically* aligned wherein the trench capacitor ... coupled to the first source/drain region, and a second plate of polycrystalline material ... that is coupled to a first plate.

Regarding the appellant's argument on page 8, last paragraph that neither Itoh nor Kanetaki teaches or suggests a combination of a "vertical transistor" and a source/drain region, in which the source/drain region includes integral therewith a first plate having a polycrystalline surface layer with "etch-roughened" surface, this argument is not persuasive. Clearly, Itoh and Kanetaki disclose the same semiconductor art of trench capacitors and Kanetaki clearly discloses that an etch-roughened surface can increase a capacitor's electrode area. Therefore, since Itoh also discloses trench capacitors, it would have been obvious to one of ordinary skill in the art to also etch-roughen the capacitor electrodes of Itoh in order to increase their area.

· Application/Control Number: 09/467,992

Art Unit: 2815

# INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 703-305-5695. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 703-308-2772. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Eugene Lee December 8, 2003 GEORGE ECKERT PRIMARY EXAMINER